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Abstract – This paper presents a jitter analysis method for PWM
(pulse width modulation) scheme in high-speed serial links. The
data rate of PWM with N different pulse widths (PWM-N) scheme
is (log2N)× (symbol rate). However it increases the timing jitter of
the transmitted signal. The timing jitter is determined by the pulse
widths of PWM symbols and the characteristics of the communication
channel. The analysis of the first-order systems and the second-order
systems demonstrates that data dependent jitter (DDJ) strongly de-
pends on the −3dB frequency and the damping ratio of the systems.
The proposed jitter analysis method makes it possible to determine
the pulse width of PWM symbols with the known characteristics of
the channel.
I. INTRODUCTION
Along with the increasing processing speed of digital sys-
tems, the demands for the high speed data communication be-
tween systems are also increased. However, the serial inter-
face between different digital systems/blocks, so called dig-
ital communication channels, are bandwidth-limited, and the
bandwidth-limited channel injects the timing jitter. Timing jit-
ter is composed of random jitter (RJ) and deterministic jitter
(DJ)[1][3]. Depending on the noise sources, DJ is classified
into several categories such as data dependent jitter (DDJ), pe-
riodic jitter (PJ) and bounded and uncorrelated jitter (BUJ).
DDJ is a form of jitter caused by the characteristics of the chan-
nel environment and the previous transmitted data. Pulse width
modulation (PWM) is one form of modulation schemes, which
is mostly used in high-speed memory systems[6]. The major
advantage of PWM scheme is that it ensures one rising edge
during each clock cycle, and the clock signal is embedded in
the PWM-encoded signal. Therefore, in receiver end, it is eas-
ier to recover the clock from the PWM signal than the tradi-
tional non-return to zero (NRZ) data. The clock/data recovery
(CDR) circuits can be replaced by a conventional phase-locked
loop (PLL), which simplifies the design of the transceiver. In
this paper, jitter analysis in high-speed serial links based on
PWM modulation scheme is presented along with simulation
results to validate the theoretical estimation.
II. JITTER ANALYSIS
A. PWM and NRZ
For the traditional NRZ data shown in Fig 1(a), if the data
width is assumed to be 1UI(unit interval), the data rate is
1
1UI bps and the clock frequency is
1
1UI HZ. PWM-4 scheme
shown in Fig 1(b) can double the data rate of the NRZ signal.
However the pulse-width of each PWM symbol significantly
affects DDJ. The pulse width of every PWM symbol can be
represented as:
Pulsewidth = tb + M × td,M = 1, 2, 3, ..., 2N , (1)
where N is the number of bits represented by every symbol, tb
is the basic pulse width and td is unit pulse width as shown in
Fig. 1(b). tb and td are given by tb = i × δ and td = j × δ
respectively, where i and j are integers and δ is the minimum
phase shift (the delay of the inverter) that the specific semi-
conductor technology can accomplish. The entire communica-
tion channel can be divided into several individual blocks, and
each block can be approximated with a first-order or a second-
order system. Therefore, the jitter analysis based on the first-
order/second-order system provides a good prediction of the
jitter characteristics for the transmitted signals.
B. First-Order Response
Based on the close-form solution from [2], the threshold
crossing time of the received NRZ data in the first-order system
is given by:





vth − a0 ], (2)
where vth is the voltage threshold of the receiver end and an
is the transmitted binary value. α = e−T/τ represents the ratio
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  (a) NRZ data















Fig. 1. (a) NRZ data signal (b) PWM-4 signal
between the symbol rate of the system and the bandwidth of
the first-order system. For NRZ data, T = 1UI and τ = 12πf ,
where f is the bandwidth of this low-pass system. Therefore,
the timing jitter comes from the difference of the fastest edge
and the slowest edge. In the clock/data recovery circuits, the
rising edge is compared with the the rising edge of the local
clock to recover the clock of the transmitted signal. Therefore,
the timing jitter of the rising edge needs to be carefully consid-
ered. The slowest rising edge has the data pattern: ...00000001
(pattern 1:a0 = 1) and the fastest rising edge has the data pat-
tern: .....1111101(pattern 2:a0 = 1). Therefore,
tc(pattern1) = τ ln 2, (3)
tc(pattern2) = τ ln 2(1− α + αn), (4)




1− α + αn = τ ln
1
1− α. (6)
For PWM symbols, if the channel is approximated with a first-




0, t < 0
1− e tτ , 0 < t < Tw
e−
(t−Tw)
τ (1− e−Twτ ), Tw < t
where Tw is the pulse width of the symbol. If only two pre-
vious symbols are considered to affect the rising edge of the
current symbol, the voltage threshold can be estimated as:




τ (1− e−Tw1τ )


























The previous two symbols are 0 0
The previous two symbols are 2 2
Fig. 2. The DDJ of PWM scheme
+e−
(tc+2T−Tw2)
τ (1− e−Tw2τ ), (7)
where T is the symbol period, Tw1 and Tw2 are the pulse
widths of the two previous symbols, and tc is the threshold
crossing time. From equation (7), tc is obtained by:
tc = τ ln
1 + α + α2 − α1−w1 − α2−w2
1− vth , (8)
where α = e−Tτ , w1 = Tw1T and w2 =
Tw2
T . Equation(8) implies that tc decreases monotonously as w1 and w2 in-
crease. Therefore, the two previous symbols with smallest
pulse widths cause the slowest rising edge of the current sym-
bol while two previous symbols with largest pulse widths cause
the fastest rising edge of the current symbol. DDJ comes from
the threshold crossing time of the slowest rising edge and that
of the fastest rising edge as shown in Fig 2. The expression of
DDJ in the first-order system is obtained as following:
DDJ2 = τ ln
1 + α + α2 − α1−wmin − α2−wmin
1 + α + α2 − α1−wmin−∆w − α2−wmin−∆w ,





where ∆w = Tmax−TminT , wmin =
Tmin
T , Tmax = tb+2
N×td
and Tmin = tb + td. Equation(9) implies that DDJ increases
monotonously as ∆w and wmin increase.
C. Second-Order Response
The received pulse response g(t) for the second-order sys-
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1− 1β e−ζωntsin(ωnβt + θ), 0 < t < Tw
g(Tw)(ωnβ e




1− ζ2, θ = cos−1ζ, ζ is the damping ratio
and wn is the natural frequency of the second-order systems.
Qualitatively, if ζ ≥ 1, systems are overdamped or critically
damped. In those cases, the second-order system can be con-
sidered as the catenation of the two first-order systems. Un-
derdamped systems (ζ < 1) have complex poles that result
in ringing. The ringing strengthens the impacts of the previ-
ous symbols on tc of the current symbol. The symbol patterns
demonstrated for the first-order system to generate the slowest
rising edge and the fastest rising edge of the current symbol
can not be used for the second-order system. The symbol pat-
terns causing the slowest tc and the fastest tc depend on the
damping ratio of the systems. The first-order Taylor series is
usually used to approximate the step response of the second-
order system[2]:
g(t− nT ) = g(t0 − nT ) + (t− t0)g′(t0 − nT ) (10)
The superscript denotes the derivative. Therefore, the thresh-
old crossing time, tc, is
tc = t0 +
vth − g(t0)− g(t0 + T )− g(t0 + 2T )
g′(t0) + g′(t0 + T ) + g′(t0 + 2T )
. (11)
Since the symbol patterns causing the slowest rising edge and
the fastest rising edge are unknown, there is no closed-form so-
lution for DDJ estimation in the second-order systems. Experi-
mental results from the next section illustrate DDJ dependence
on the damping ratio and natural frequency.
III. EXPERIMENTAL RESULTS
PWM-4 scheme (Fig. 1(b)) is used as an instance to illus-
trate the jitter analysis of PWM scheme. One PWM-4 symbol
denotes 2-bit data. Table I shows the different combination of
tb and td (generated by different clock signal) and their corre-
sponding DDJs in the first-order systems. The measured DDJ
is close to the estimated value. The double data-rate NRZ sig-
nal (the unit interval is 500 ps and clock frequency is 1GHz)
can achieve the same data rate as PWM-4 scheme. If double
data-rate NRZ signal passes the same first-order low pass filter
(with 1GHz −3dB frequency), the estimated DDJ is around
7ps, which is close to DDJ of PWM scheme 7. For PWM
symbols, the DDJ of the rising edges affects the jitter of the
recovered clock at the receiver end. The accuracy of the pulse
width demodulation depends on the ratio of the timing jitter of
the recovered clock over the unit pulse width. So DDJratio
is a good figure of merit to evaluate the choices of tb and td.
It is observed in Table I that if tb and td are smaller, DDJ is
smaller. However if the pulse width of the transmitted signal
is smaller, the corresponding received signal has more attenu-
ation. And td and tb can not be too small since they are limited
by hardware. For the second-order systems, DDJ strongly de-
pends on the damping ratio. Fig 3 shows the simulation results
of DDJ versus the damping ratio for different natural frequen-
cies. DDJ increases with the decrease of the natural frequency.
For the fixed natural frequency, DDJ has the minimum value
when the damping ratio is around 0.7 − 0.9. Table II shows
the different combination of tb and td and their correspond-
ing DDJs in the second-order systems. The conclusion for the
second-order systems is different from the first-order systems.
DDJ increases monotonously as tb increases, however there is
no monotonous relationship between td and DDJ. Therefore,
basic pulse width tb equal to 0 is a good option for any system.






























Fig. 3. DDJ of the PWM-4 scheme with respect to the damping ratio and
natural frequency for the second-order systems (td = 125ps and
tb = 125ps)
Since the high speed data communication link is a low pass
channel, the pre-emphasis architecture that plays a role of high
pass filter is most frequently used at the transmitter end to can-
cel the low pass characteristic of the communication link[5].
Therefore, the overall frequency response at the receiver side
becomes uniform within the desired frequency range. In an-
other words, it increases the bandwidth of the communica-
tion channel. It is obvious that the peak-peak DDJ decreases
with the increment of the bandwidth as shown in Fig 3. Pre-
emphasis architecture implemented by the symbol spaced FIR
filter (SSF) can also be utilized to improve the jitter perfor-
mance of the PWM signal. In real system, the electrical link
can be modelled as a transmission line. With the measured or
simulated S-parameter, the tap values of the FIR filter can be
determined with the Matlab program developed by [4].
IV. CONCLUSIONS
This paper presents an analytical method to estimate DDJ of
PWM symbol in the low-pass communication channel. Exper-
imental results show that the estimated DDJs of the first-order
systems are close to the measured ones. There is no close-form
solution for DDJ of PWM symbols in the undamped second-
order systems. From the simulation results, the dependence of
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Scheme Clock Basic Pulse Unit Pulse Measured DDJratio Estimated
NO. Width tb(ps) Width td(ps) DDJmax(ps) (DDJmaxtd ) DDJmax(ps)
1 5-phase 0.0 200.0 52.25 0.261 52.26
clock
2 6-phase 0.0 166.6 20.05 0.120 20.03
3 clock 166.6 166.6 66.15 0.397 66.18
4 7-phase 0.0 142.8 10.40 0.073 10.41
5 clock 142.8 142.8 27.05 0.189 27.05
6 285.6 142.8 78.65 0.551 78.63
7 8-phase 0.0 125.0 6.40 0.051 6.38
8 clock 125.0 125.0 14.40 0.115 14.41
9 250.0 125.0 33.90 0.271 33.92
10 375.0 125.0 89.85 0.719 89.85
TABLE I
DIFFERENT PWM-4 SCHEMES AND THEIR DDJS (−3dB FREQUENCY IS 1GHZ )
Scheme Clock Basic Pulse Unit Pulse DDJmax DDJratio
NO. Width tb(ps) Width td(ps) (ps) (DDJmaxtd )
1 5-phase 0.0 200.0 34.15 0.171
clock
2 6-phase 0.0 166.6 9.40 0.056
3 clock 166.6 166.6 40.00 0.240
4 7-phase 0.0 142.8 10.20 0.071
5 clock 142.8 142.8 18.80 0.132
6 285.6 142.8 42.50 0.298
7 8-phase 0.0 125.0 9.35 0.075
8 clock 125.0 125.0 9.40 0.075
9 250.0 125.0 25.40 0.203
10 375.0 125.0 41.20 0.330
TABLE II
DIFFERENT PWM-4 SCHEMES AND THEIR DDJS (THE NATURAL FREQUENCY OF THE SECOND ORDER SYSTEM IS 2GHZ AND THE DAMPING RATIO IS
0.4)
DDJ on the damping ratio and the natural frequency is illus-
trated. If the characteristics of the communication channel are
known, the pulse widths of PWM symbols can be determined
and pre-emphasis architecture can be added to cancel the chan-
nel loss and decrease DDJ.
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